

prior art




Fig 1

prior art




Fig 2





Fig 3



Example showing 1-cycle delay through DMAC

The DMAC issues the control sequence for the source burst ("Source"), then at some later point issues the control sequence for the destination burst ("Dest.") - these are shown in adjacent cycles in this example.

The source services the source burst by placing data items on the read channel. These are delayed by one cycle before being placed onto the write channel by the DMAC.

Figure 4




Figure 5




Figure 6




Fig 7




Figure 8




Fig 9